Team

Yoav Hollander - Founder and CTO

Yoav is a world expert and leader in VLSI verification. he Invented the “e” verification language and related methodology (later followed by the UVM methodology). Yoav founded Verisity to deliver "e" and related tools. Verisity was acquired by Cadence Design Systems.

In the last few years, Yoav has been researching complex-system verification.

Contact: yoav.hollander@foretellix.com

Gil Amid - COO

Gil is a former Vice President of Intel Corp. Gil has 30 years of experience working for Intel , in which he led the development of EDA and CAD tools in all design domains as well as leading VLSI design projects. In his recent years he was in charge of (among others) the verification tools development organization within Intel.

Contact: gil.amid@foretellix.com


© Foretellix Ltd. (2017)